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Abstract—This work proposes to compress state metrics in
turbo decoder architectures to reduce the decoder area. Two
techniques are proposed: the first is based on non-uniform
quantization and the second on the Walsh-Hadamard transform
followed by non-uniform quantization. The non-uniform quanti-
zation technique reduces state metric memory area of about 50%
compared with architectures where state metric compression is
not performed, at the expense of slightly increasing the error
correcting performance floor. On the other hand, the Walsh-
Hadamard transform based solution offers a good trade-off
between performance loss and memory complexity reduction,
which reaches in the best case 20% of gain with respect to other
approaches. Both solutions show lower power consumption than
architectures previously proposed to compress state metrics.
Index Terms—Turbo Decoder, data compression, VLSI
I. INTRODUCTION
Turbo codes [1] are known as a class of channel codes
with excellent error correction capabilities. Due to this rele-
vant characteristic they are employed in several standards for
wireless communications as UMTS, CDMA2000, WiMax and
LTE (see Table I in [2]). However, these standards impose
to support throughputs that range from tens to hundreds of
Mb/s. Moreover, being the decoding algorithm iterative, the
design of high performance turbo decoders is a challenging
task that involves the search for efficient solutions to handle
data dependencies and potential parallelism. Since turbo codes
are based on the concatenation of two convolutional codes
(CC), an iteration at the decoder side is made of two half
iterations, each of which is devoted to perform the BCJR
algorithm [3] on one of the constituent CCs.
Thus, a widely adopted solution to achieve high throughput
relies on parallel architectures [4], [5], where the computation
is split on P processing elements, usually referred to as
SISO or MAP processors [6]. Similarly, also the memories
used to store input and output data are divided into P
separated components: Fig. 1 gives a general view of such a
parallel turbo decoder architecture (details of the architecture
and adopted notation will be introduced in Section II). As
highlighted in [7] to achieve the throughput required by
modern standards for wireless communications, as WiMax
or LTE, at least P = 8 is required with a 140 MHz clock
frequency. Even larger P values are necessary to support the
higher throughputs of future standards [8], [9], [10]. However,
parallel architectures lead to a significant area increase and in
particular the percentage of area occupied by SISO memories
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Figure 1. General parallel architecture for turbo decoding
becomes more relevant as long as P increases, as will be show
in section II (Table I). To that purpose, some recent works
[11], [12], [13], [14], [15], [16] propose different techniques
to reduce the amount of memory required in turbo decoders.
As detailed in section II, the memory required by a turbo
decoder can be coarsely classified in parallelism dependent and
parallelism independent memory. While the works detailed in
[11], [14], [15] and [16] deal with parallelism independent
memories, this work, as [12] and [13], concerns parallelism
dependent memories. In particular, in section III we analyze
the statistical characteristics of state metrics and in section IV
we present two techniques to reduce the amount of memory
to store state metrics: i) the first one is derived from the non-
uniform quantization of border state metrics described in [13];
ii) the second technique employs a compression method based
on the Walsh-Hadamard transform [17] followed by non-
uniform quantization. Section V shows that the non-uniform
quantization technique reduces the state metric memory area
of about 50%, compared with architectures where state metric
compression is not performed, at the expense of slightly
increasing the error correcting performance floor. On the other
hand, the Walsh-Hadamard transform based solution, features
negligible error correcting performance degradation and in the
best case offers a complexity reduction of more than 20%.
Finally, both solutions show lower power consumption than
architectures previously proposed to compress state metrics.
II. REFERENCE ARCHITECTURE
In order to detail the proposed technique we introduce the
notation shown in Fig. 2 (a), where in a generic trellis section
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Figure 2. Notation for the trellis section in the SISO (a), SISO reference architecture (b)
k for each transition e on the trellis we define u(e) (c(e))
as the uncoded (coded) symbol associated to e and sS(e)
(sE(e)) as the starting (ending) state of e. Besides, αk[sS(e)]
and βk[sE(e)] are the forward and backward state metrics
(SMs) associated to sS(e) and sE(e) respectively. Moreover,
stemming from the sliding-window decoding algorithm [18]
and initializing each window with the metric-inheritance tech-
nique proposed in [19] and [20], each SISO processor can be
implemented as in Fig. 2 (b) where the meaning of each block
will be detailed in the following paragraphs.
A. SISO equations
During each half iteration the decoder reads N intrinsic
information values λinti received from the channel and N ·R
a-priori information values λapri in the form of logarithmic-
likelihood-ratios (LLRs), where R is the rate of the constituent
CC. The a-priori information is a proper permutation of the
extrinsic information produced by the decoder during the
previous half iteration
λextk = λ
apo
k − λaprk (1)
where
λapok =
∗
max
e:u(e)=u
{b(e)} − ∗max
e:u(e)=u˜
{b(e)} (2)
and u˜ is an input symbol taken as a reference (usually u˜ = 0).
The b(e) terms in (2) are defined as
b(e) = αk−1[s
S(e)] + γk[e] + βk[s
E(e)] (3)
with
αk[s] =
∗
max
e:sE(e)=s
{
αk−1[s
S(e)] + γk[e]
} (4)
βk[s] =
∗
max
e:sS(e)=s
{
βk+1[s
E(e)] + γk[e]
} (5)
γk[e] = pik[u(e)] + pik[c(e)] (6)
The ∗max{xi} function [21] can be implemented with sev-
eral techniques [22]. The most common solution is based on
a maximum selection followed by a correction term stored
in a small Look-Up-Table (LUT) [23]. The correction term,
usually adopted when decoding binary codes, can be omitted
for double-binary turbo codes with minor performance loss
[24].
The pik[c(e)] term in (6) is computed as a weighted sum of
the λintk produced by the soft demodulator.
pik[c(e)] =
nc∑
i
ci(e)λ
int
k [ci(e)] (7)
where ci(e) is the i-th bit of the coded symbol associated to e
and nc is the number of bits forming the coded symbol. Thus,
in (7) we assume that, even if symbols are not binary, bit-level
LLRs are available to the decoder. Under this hypothesis, (7)
can be used for double binary codes as well as for binary ones;
otherwise, if symbol level LLRs are available at the decoder
(7) should be slightly modified [4].
On the other hand, we can write pik[u(e)] = u(e)λaprk [u(e)]
for a binary turbo code, whereas for a double-binary turbo
code the pik[u(e)] terms are piece wise functions:
pik[u(e)] =


0 if u(e) = (‘0’, ‘0’)
λaprk [01] if u(e) = (‘0’, ‘1’)
λaprk [10] if u(e) = (‘1’, ‘0’)
λaprk [11] if u(e) = (‘1’, ‘1’)
(8)
For further details on the decoding algorithm, the reader can
refer to [6].
B. SISO architecture
According to Fig. 2 (b) each branch-metric-unit (BMU)
computes the branch metrics (γ) at the k-th trellis step as
in (6). The outputs of α-BMU and β-BMU are used by the α
and β processors to compute the forward and backward state
metrics respectively, see (4) and (5). Finally, the λ-O processor
computes the extrinsic information λextk by implementing (1)
and (2); furthermore, it generates the decoded symbols uk.
The architecture shown in Fig 2 (b) assumes that the forward
recursion is computed first with the sliding window approach.
3The set of windows is processed sequentially in natural order.
As a consequence, λint and λapr values belonging to a window
are processed by the α-BMU and concurrently stored in a
buffer (BMU-MEM) that acts as a Last-In-First-Out (LIFO)
buffer. When the buffer contains a window of data the β-
BMU starts the computation of γ. Thus, when the β processor
works on the i-th window, the α processor works on the i+1-th
one. In order to align the forward and backward metrics a one-
window-size LIFO buffer (α-MEM) is employed. When border
metric inheritance is used a buffer to store border metrics
(βprv) is required (β-LOC-MEM). Moreover, in a parallel
decoder the SISOs process concurrently different slices of
the trellis, so that proper trellis initialization is required. As
highlighted in Fig. 1 and 2 we consider that the i-th SISO
exchanges the boundary metrics of its trellis slice with the
i− 1-th and the i+1-th SISO respectively. These metrics are
stored in the α-EXT-MEM and β-EXT-MEM buffers.
As highlighted in Fig. 1 buffers are required also to store in-
trinsic and a-priori/extrinsic information. Intrinsic information
memory is duplicated to accommodate in-order and interleaved
LLRs. It is worth pointing out that in Fig. 1 and 2 (b)
we depicted as white those buffers whose size is assumed
to be minimized with well known methods [23]. On the
other hand, dark-grey-shaded buffers are the ones required for
boundary metric exchange among neighboring SISOs (αin,
αout, βin and βout). These buffers can be implemented as
two position shift registers where each position stores the
boundary metrics computed during one half iteration. As a
consequence, the minimization of these memories leads to
a minor improvement in the decoder area reduction. Light-
grey-shaded buffers in Fig. 1 and 2 (b) are the ones studied
in [11], [12], [13], [14], [15], [16]. In particular in [12] the
α-MEM footprint is reduced by applying saturation to the
metrics, in [13] the β-LOC-MEM is minimized by applying to
border backward metrics an encoding technique based on non-
uniform quantization. The works proposed in [11], [14], [15],
[16] are all aimed at reducing the footprint of the λext-MEM
buffers at expense of reducing the error correcting capability
of about 0.1 or 0.2 dB. In [11] a heuristically-determined
nonlinear quantizer is proposed to reduce the bit-width of the
extrinsic information. On the other hand, in [14] the same goal
is achieved by using a pseudo-floating point representation,
whereas in [15] a technique based on most significant bit
(MSB) clipping combined with least significant bit (LSB)
drop (at transmitter) and append (at receiver) is proposed.
Finally, the work in [16] is aimed at reducing the bit width
of the extrinsic information in double binary turbo decoders
by converting symbol-level extrinsic information to bit-level
information and vice-versa. As highlighted in the third row of
Table I the area of parallelism dependent memories, increases
linearly with P . On the other hand, according to [25], the
throughput of a double binary turbo decoder architecture can
be estimated as
T =
Nb · fclk
2I
(
NT
P +W +∆
) (9)
where Nb is the number of decoded bits, fclk is the clock
frequency, I is the number of iterations, NT is the number
of trellis steps (NT = Nc in this case), W is the window
size and ∆ is the pipeline depth of the λ-O processor. A
similar expression can be written for binary codes as well,
nevertheless, the throughput of the decoder grows sub-linearly
with P due to the latency of the SISO processor (W + ∆).
As a consequence, by increasing P we increase more the area
of parallelism dependent memories than the throughput of the
decoder. In order to better highlight the contribution of each
buffer to the total amount of memory in the turbo decoder
we summarize in the fourth row of Table I the worst case
values used in [26] and [25] for the implementation of the
eight state WiMax double-binary turbo decoder: N = 4 ·Nc,
Nc = 2400, R = 0.5 (that corresponds to an uncoded frame
size K = 2 · Nc = 4800 bits), window size W = 40 and
P = 4. The other rows refer to P = 8 and P = 16 respectively
with W = 30 so that Nc/(P · W ) ∈ N [26]. Since the
complexity of the output buffer, which stores the decoded
bits uk, is negligible, it is not considered in this analysis.
Furthermore, we do not consider memories that might be
required to store the permutations for interleaving the extrinsic
information. The following quantization scheme has been used
in [25] for the representation of the LLRs and the SMs where
nx is the number of bits used to represent x, namely nλint = 6,
nλext = 8 and nSM = nα = nβ = 12. In Fig. 1 and 2 (b), we
identify two contributions to the total amount of memory bits
in the decoder architecture: i) buffers whose contribution to the
total memory bits does not depend on the decoder parallelism
(parallelism independent buffers), as λint-MEM and λext-
MEM in Fig. 1; ii) buffers whose contribution to the total
memory bits increases with P (parallelsim depended buffers),
as BMU-MEM, α-MEM, β-LOC-MEM, α-EXT-MEM and β-
EXT-MEM in Fig. 2 (b).
As shown in Table I the α-MEM is the most relevant mem-
ory among the parallelsim dependent buffers. Furthermore,
as long as P increases, its relative cost becomes comparable
with the λext-MEM. As a consequence, reducing the α-MEM
footprint in highly parallel turbo decoders has a significant
impact on the whole decoder area and power consumption.
Similarly to [11], [12], [13], [14], [15], [16], the memory
reduction achieved in this work comes at the expense of a
limited degradation of the error correcting performance as
detailed in the next sections.
III. STATE METRIC COMPRESSION
According to the standard data compression terminology,
state metrics can be compressed resorting to either lossless
or lossy techniques. It is known that lossless compression
techniques do not alter performace, but the compression ratio
that can be achieved is usually limited. On the other hand,
lossy compression techniques achieve higher compression
ratios at the expense of performance degradation. As an
example, the non-uniform quantizations used in [11] and
[13] to compress extrinsic information and border backward
metrics respectively are lossy techniques, but they introduce
a limited performance degradation. A generic data compres-
sion system is usually composed of two stages: a transform
stage, which exploites data correlation, and an encoding stage,
4Table I
WIMAX DOUBLE-BINARY TURBO DECODER MEMORY BREAKDOWN,Nc = 2400, nλint = 6, nλext = 8, nSM = 12
parallelism parallelism
independent dependent
λint-MEM [bit] λext-MEM [bit] BMU-MEM [bit] α-MEM [bit] β-LOC-MEM [bit] α/β-EXT-MEM [bit]
P /W 6 ·Nc · nλint 3 ·Nc · nλext W · (3 · nλext + 4 · nλint ) · P 8 ·W · nSM · P 8 ·
“
Nc
W ·P
− 1
”
· nSM · P 2 · (16 · nSM · P )
4/40 86400 (49.67%) 57600 (33.11%) 7680 (4.42%) 15360 (8.83 %) 5376 (3.09%) 1536 (0.88%)
8/30 86400 (45.82%) 57600 (30.55%) 11520 (6.11%) 23040 (12.22%) 6912 (3.67%) 3072 (1.63%)
16/30 86400 (38.33%) 57600 (25.55%) 23040 (10.22%) 46080 (20.44%) 6144 (2.73%) 6144 (2.73%)
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Figure 3. Distribution of one element of αˆ (all the ns elements have the
same distribution)
which actually compresses the information. In the case of
state metric compression, given a step on the trellis, we
should exploit correlation among metrics. Thus, said ns the
number of states of the code and k a step in the trellis, we
have αk = {α0,k, α1,k, . . . , αns−1,k}. The wrapping metric
technique [27], [28] is usually employed to reduce the critical
path in SM processors. However, it requires a normalization
stage before computing the extrinsic information to minimize
the memory requirement and to reduce the bitwidth of the
λ-O processor data-path. On the other hand, as detailed in
section V, this stage increases the length of the critical path. To
minimize the number of bits required to represent normalized
metrics, the normalization is usually performed by calculating
αˆk = αk −Mk where Mk = maxj{αj,k}1. During the first
iteration, and particularly at low signal to noise ratios (SNR),
all the metrics are likely to show small differences with respect
to each other. Thus, they can be interpreted as a signal with
low frequency components. On the other hand, during the last
iterations, and particularly at medium or high SNR values,
most of the SMs are far from the maximum Mk and just one
or two of them are clearly higher than the other ones. In other
words, the spread of values in αˆk tends to increase with both
SNR and iterations.
1With a slight abuse of notation we mean that each element of the αˆk
array is obtained by subtracting the scalar Mk from each element of the αk
array
A. SM distribution analysis
To verify these conjectures we consider the WiMax double-
binary turbo decoder settings detailed in section II. Then,
we simulated 2 × 105 frames of 4800 (2 × Nc) bits sent
over an AWGN channel with a BPSK modulation at the first
iteration (i = 1) with SNR = 0 dB and at the seventh iteration
(i = 7) with SNR = 1.6 dB respectively. Finally, we collected
the values of the ns normalized forward state metrics and
the corresponding Discrete-Fourier-Transform (DFT) values
at each trellis step to estimate the occurrence probability of
each value αˆj along the trellis. To that purpose, in Fig. 3
we show the statistical frequency P (αˆj) of one normalized
forward state metric αˆj with 0 ≤ j ≤ ns − 1 (all the ns
elements have the same distribution along the trellis). Since
P (αˆj = 0) ≥ 1/8 then P (αˆj = 0) is significantly higher
than P (αˆj 6= 0); thus, in Fig. 3 P (αˆj = 0) is not shown for
the sake of clarity. The corresponding values for P (αˆj = 0)
are P (αˆj = 0) = 1.32 × 10−1 with i = 1, SNR = 0 dB
and P (αˆj = 0) = 1.25 × 10−1 with i = 7, SNR = 1.6 dB
respectively. Said φ the DFT of αˆ, in Fig. 4 and 5 we show
P (φj), the distribution of the j-th sample of φ at the first
iteration (i = 1) with SNR = 0 dB and at the seventh iteration
(i = 7) with SNR = 1.6 dB. As it can be observed, in both
cases the mean value of the DC component (j = 0) is the
highest value.
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B. SM distance analysis
However, we need to study also the contribution of com-
ponents at higher frequencies to properly represent αˆ values.
As a consequence, it makes sense to study the distance among
metrics to achieve compression. Thus, depending on the SNR
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Figure 5. Distribution of φj at the seventh iteration (i = 7) with SNR =
1.6 dB
and the current iteration, for each trellis step we can build a
set Ak where αj,k ∈ Ak, 0 ≤ j ≤ ns − 1 if αj,k < Mk. Now
we can define hk as the number of elements belonging to Ak
(0 ≤ hk < ns) and lk = ns − hk. Similarly, we can define
Aˆk, where αˆj,k ∈ Aˆk, 0 ≤ j ≤ ns − 1 if αˆj,k < 0. From the
definition of Aˆk, we can infer that hk is also the number of
elements in Aˆk. The introduced lk amount evolves along the
trellis according to the values assumed by αj,k. This evolution
shows no regularity and appears as a random process. We then
define a random variable, referred to as l, to indicate values
assumed by lk across trellis steps. Probability P (l) for the
defined random variable l indicates the probability of having l
metrics equal to Mk in the same trellis step. P (l) is lower for
higher values of l and tends to decrease with both iterations
and SNR. This can be seen in Fig. 6, where we show the
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distribution of l at the first iteration (i = 1) with SNR = 0 dB
and at the seventh iteration (i = 7) with SNR = 1.6 dB. As it
can be observed, in both cases the probability of having only
one metric equal to Mk (l = 1) at step k is maximum and very
close to 1 (0.95 and 0.99 respectively). On the other hand, the
value of P (l > 1) is significantly higher when i = 1, SNR =
0 than when i = 7, SNR = 1.6 dB.
Then, we expect that for every couple αˆp,k, αˆq,k ∈ Aˆk
with p 6= q and 0 ≤ p, q ≤ ns − 1, the difference
dp,q,k = |αˆp,k − αˆq,k| is very small. Also amounts dp,q,k
show a random-like behavior in the trellis evolution, thus, we
define a second random variable d. However, the distribution
of d values at trellis steps where l is large is highly different
from distribution at trellis steps where l is small. Therefore we
introduce ns sets Dl defined as follows: dp,q,k ∈ Dl if lk = l.
P (d ∈ Dl) gives the distribution of d values in each set Dl.
It is worth pointing out that, since Dns = ∅ by construction,
P (d ∈ Dns) = 0. Distributions of d values in Dl sets are
given in Fig. 7 and 8, where P (d ∈ Dl) are plotted at the first
iteration (i = 1) with SNR = 0 dB and at the seventh iteration
(i = 7) with SNR = 1.6 dB respectively.
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As it can be observed in Fig. 7 and 8 the maximum d (dM )
6is 25 and 67 respectively. Compared with the mean value of αˆj
(µαˆj ) in Fig. 3, that are -16 and -155 respectively, we observe
that in the first case (i = 1 and SNR = 0 dB) dM > |µαˆj |,
whereas, in the second case, dM < |µαˆj |. However, these two
events have a probability that is less than 10−8. Moreover, in
the case i = 1 and SNR = 0 dB, l = 1 collects about the 95%
of the distribution of d and more that the 99% is obtained for
l = 1, 2. Furthermore, for the case i = 7 and SNR = 1.6 dB
l = 1 represents more that the 99% of the distribution of d.
From the analysis presented in the previous paragraphs we
can infer that:
• At each trellis step there is a high probability of having
few metrics higher than the other ones (almost only one
metric is equal to Mk, l = 1).
• The remaining ones differ one from each other of few
tens and the larger is the difference value, the smaller is
its probability.
These results show that correlation exists and can be exploited
to compress forward state metrics. As a consequence, a proper
transform stage should be employed. This stage should be able
to extract the DC component of αˆk and to effectively represent
d. However, the complexity overhead induced by the compres-
sion/decompression technique must be as limited as possible.
Unfortunately, several transform stages able to separate the
frequency components of a signal require multiplications [29].
Thus, multiplierless transform stages are interesting solutions
to extract the existing correlation among state metrics with a
limited complexity overhead.
IV. PROPOSED STATE METRIC COMPRESSION SCHEME
The optimal transform stage to extract the correlation of
a random process is the Karhunen-Loe´ve Transform (KLT)
[29]. Unfortunately, its prohibitive complexity makes the KLT
use for state metric compression not practical. Depending on
the amount of correlation among data Discrete-Sine-Transform
(DST) and Discrete-Cosine-Transform (DCT) are usually used
instead of the KLT [29]. However, both the DST and the
DCT require multiplications. In this scenario the Walsh-
Hadamard-Transform is a particularly simple solution. Even
if it is known that the Walsh-Hadamard-Transform has lower
energy compaction capability than other transforms, it can be
implemented by resorting to only additions and subtractions.
This reduced complexity figure makes it an attractive candidate
to compress state metrics.
A. Walsh-Hadamard-Transform
The Walsh-Hadamard-Transform (WHT) [17] is an orthog-
onal transform where only additions are required. It can be
represented as matrix H containing only +1 and -1. The
smallest orthonormal Hadamard matrix is the 2 × 2 matrix
defined as
H1 =
1√
2
(
1 1
1 −1
)
(10)
In general, the 2n × 2n Hadamard matrix is obtained as
Hn =
(
Hn−1 Hn−1
Hn−1 −Hn−1
)
(11)
Moreover, since the Hn is symmetric and orthogonal
(Hn)
−1 = Hn. Thus, for a constituent CC with ns states
we can perform the WHT on αˆk resorting to the ns × ns
Hadamard matrix (11). As an example for the WiMax turbo
code (ns = 8) we have H3 = K3 · Hˆ3 with K3 = 1/(
√
2)3
and
Hˆ3 =


1 1 1 1 1 1 1 1
1 −1 1 −1 1 −1 1 −1
1 1 −1 −1 1 1 −1 −1
1 −1 −1 1 1 −1 −1 1
1 1 1 1 −1 −1 −1 −1
1 −1 1 −1 −1 1 −1 1
1 1 −1 −1 −1 −1 1 1
1 −1 −1 1 −1 1 1 −1


(12)
To ease hardware implementation, we can neglect K3 at the
direct transform side by computing ξk = Hˆ3 ·αˆk. Then, at the
inverse transform side we implement αˆk = (K3)2 · Hˆ3 · ξk.
Since (Kn)2 is a power of two its implementation is trivial.
It is worth pointing out that the WHT can be effectively
implemented in a butterfly fashion with ns · log2 ns adders,
as shown in Fig. 9 (a) and (b) for ns = 8.
B. Quantization
A reduced complexity quantization scheme should be em-
ployed. To that purpose the non-uniform quantization scheme
used in [13] to encode border backward metrics is a suitable
solution. In the following we will discuss the quantizer applied
to the WHT outputs, even if in section V we will show the
results obtained by quantizing either ξj,k or αˆj,k. This quan-
tization scheme floors the original metric value to the closest
power-of-two. Since ξj,k can be either positive or negative, we
first check |ξj,k| 6= 0 and compute |ξj,k|, then with a leading-
one-detector (LOD) and an encoder we obtain ⌊log2(|ξj,k|)⌋
[30]. However, in order to reduce the quantization error we
pose
ζj,k = sign(ξj,k) · ⌊log2(|ξj,k|) + 0.5⌋ (13)
Since y = log2 x = yi + yf where yi and yf are the integer
and the fractional part of y respectively, and yi = ⌊log2 x⌋ we
have
|ζj,k| =
{ ⌊log2(|ξj,k|)⌋ if fj,k < 0.5
⌊log2(|ξj,k|)⌋+ 1 if fj,k ≥ 0.5 (14)
where fj,k is the fractional part of log2(|ξj,k|). Then, exploit-
ing the monotonicity of the function y = 2x we obtain
|ζj,k| =
{ ⌊log2(|ξj,k|)⌋ if 2fj,k < √2
⌊log2(|ξj,k|)⌋+ 1 if 2fj,k ≥
√
2
(15)
Since 2fj,k = |ξj,k|/2⌊log2(|ξj,k|)⌋ we can infer that 2fj,k
binary representation is equal to the binary representation of
|ξj,k| except for the binary point position. As a consequence,
we can compute 2fj,k ≥ √2 in (15) by considering |ξj,k|
and
√
2 binary representations, aligning the leading ‘1’ of
|ξj,k| to the leading ‘1’ of
√
2 and comparing these values.
The alignment is performed by a small left-shifter with the
shift-amount command driven by ⌊log2(|ξj,k|)⌋. The complete
block scheme of the quantizer is show in Fig. 9 (c) and (d)
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Figure 9. Butterfly based 8-point WHT data flow graph (a), (b) and quantizer
block scheme (c), (d)
where MSB stands for most-significant-bit. On the other hand,
the dequantizer computes ξ¯j,k = sign(ζj,k) · 2|ζj,k| by the
means of a shifter and few logic.
Due to the presence of the quantizer/dequantizer at the
inverse transform side we obtain ¯ˆαk = (K3)2 ·Hˆ3 · ξ¯k instead
of αˆk. It is worth pointing out that the implementation of
(K3)
2 at the inverse transform side increases the dynamic
range of ξj,k. However, as it will be detailed in section V, this
has no effect on the dynamic range of ζj,k in the considered
cases.
V. EXPERIMENTAL RESULTS
The proposed techniques have been compared in terms of
bit-error-rate (BER) performance and complexity with other
techniques in two significant cases: i) the WiMax turbo de-
coder architecture with the settings summarized in sections
II and III ii) the serial concatenation turbo decoder (SCCC)
proposed in the MHOMS system [31] and implemented as a
parallel architecture in [32].
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Figure 10. WiMax turbo decoder BER performance comparison
A. WiMax turbo decoder
As highlighted in Fig. 3 given nλint = 6 and nλext = 8 as
in [25], we obtain that αˆj,k magnitude is represented on 9 bits
and as a two complement value on 10 bits. Simulations show
that ξj,k requires no more than 11 bits and, as a consequence,
ζj,k is represented on 5 bits as a sign and module value.
1) Performance: In Fig. 10 we show the performance
obtained for the WiMax turbo decoder configured as detailed
in sections II and III after seven iterations. The square-
marked curve represents performance obtained with unquan-
tized metrics (UM). With the circle-marked curve we depict
the performance obtained by directly applying the quantizer
described in section IV-B to αˆj,k (QM). Since αˆj,k ≤ 0 the
corresponding encoded value (χj,k = ⌊log2(|αˆj,k|) + 0.5⌋) is
represented on 4 bits. As it can be observed, the curve of
this solution is extremely closed to the unquantized curve at
the beginning of the waterfall region. However, as long as the
SNR becomes higher than 0.8 dB the distance between the two
curves increases and the circle-marked curve floors to 2×10−7.
The diamond-marked curve shows the performance obtained
with the proposed state metric compression system (WHT and
quantizer, WM). As show in Fig. 10 the performance of the
proposed solution falls in between the unquantized and the
circle-marked curve with a floor of about 10−7 as for the UM
square-marked curve. On the other hand, the cross-marked and
asterisc-marked curves show the performance of SM saturation
applied outside the metric update loop (OM) as proposed in
[12]. Since applying saturation on 4 bits leads to excessive
performance degradation we impose to saturate αˆj,k on 6 and 7
bits respectively. In the following we will refer to the saturated
αˆk values as αˆsk. As it can be observed the OM technique with
SM saturation on 7 bits shows nearly the same performance
of the proposed WM technique.
2) Complexity: In Fig. 11 UM, QM, WM and OM archi-
tectures are shown to highlight the blocks employed in each
architecture. In order to save memory we perform the forward
metric normalization at the input of the α-MEM buffer, instead
8Table II
COMPARISON OF UM, QM, WM AND 7 BITS OM SOLUTIONSW = 40 (WIMAX TURBO DECODER ns = 8): AREA (A), CRITICAL PATH (CP) AND
POWER CONSUMPTION (PC)
Arch. Data word Mem. SP Mem. DP LO CP Mem. SP + LO Mem. DP + LO
width [bit]/[µm2] [bit]/[µm2] [EG]/[µm2] [ns] A [µm2] PC [mW] A [µm2] PC [mW]
UM αˆk 9ns 5760/118530 2880/84909 -/- 1.8 118530 (100%) 41.26 84909 (100%) 24.01
QM χk 4ns 2560/56760 1280/43409 820/4922 2.2 61682 (52.0%) 23.19 48331 (56.9%) 13.99
WM ζk 5ns 3200/69115 1600/51709 3931/23585 3.2 92700 (78.2%) 29.84 75294 (88.7%) 18.34
OM αˆsk 7ns 4480/93825 2240/68309 89/533 2.0 94358 (79.6 %) 34.26 68842 (81.1%) 19.31
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Figure 11. UM (a), QM (b), WM (c) and OM (d) block schemes
of into the λ-O processor as in [25] (see Fig. 11 (a)). To
compare the complexity of hardware implementation of the
UM, QM, WM and OM solutions, see Fig. 11 (a), (b), (c)
and (d), we implemented them in VHDL and synthesize them
on a 130 nm standard cell technology with Synopsys Design
Compiler imposing a clock frequency of 200 MHz. Moreover,
we generate the corresponding memories with a 130 nm RAM
generator both as single port (SP) and double port (DP) RAMs.
In fact the α-MEM memory (as the other memories in the
decoder architecture) can be implemented either as one DP
RAM or as a double buffer with two SP RAMs. In Table II we
compare the complexity in terms of area (A), giving both the
equivalent gates (EG) and the µm2, the critical path (CP) and
the power consumption (PC) of the UM, QM, WM and OM
architectures. As it can be inferred from Table II and Fig. 10
the QM solution leads to a complexity reduction of about 50%,
with a moderate BER performance degradation. This memory
reduction leads also to a significant reduction of the power
consumption, with a small increase of the critical path. On the
other hand, both OM on 7 bits and the proposed WM solutions
achieve nearly the BER performance of the UM architecture
with a complexity reduction between about 10% and 20%.
However, the WM solution has higher logic overhead (LO)
than the OM one, besides WM has a longer critical path than
OM. For a 200 MHz target clock frequency, the critical path
of WM leads to no more than a one cycle pipeline delay.
The throughput of an UM turbo decoder architecture can be
estimated with (9); since the WM technique adds at most one
clock cycle we have
TWM =
Nb · fclk
2I
(
NT
P +W +∆+ 1
) (16)
As a consequence, we obtain a throughput reduction with re-
spect to TUM of (NT /P+W+∆)/(NT /P+W+∆+1). With
NT = 2400, P = 4, W = 40 and ∆ = 5 (as in [25]) leads
to TWM about 0.16% of TUM . It is worth pointing out that
the reduced memory footprint achieved with the WM solution
leads to a lower power consumption than the OM architecture.
Finally, we observe that the OM architecture reduces also the
hardware complexity and the power consumption of the λ-O
processor, as it produces forward state metrics on a reduced
number of bits with respect to UM, QM and WM solutions.
Post synthesis results show that the λ-O processor for the 7
bits OM architecture occupies 70277 µm2 and consumes 12.3
mW, whereas it occupies 71128 µm2 and consumes 12.6 mW
in the case of UM, QM and WM solutions. These results,
with the ones shown in table II, confirm the interesting power
consumption figure of the WM architecture and that WM and
OM solutions have comparable complexity.
B. MHOMS turbo decoder
The MHOMS SCCC turbo decoder is based on a four state
(ns = 4), rate 1/2, recursive systematic CC which is used both
as inner and outer constituent code. In this work we set the
uncoded frame size to K = 1022 and the coded frame size to
3076. Since the concatenation is serial this leads in the worst
case (inner CC) to N = 3076. The quantization scheme for
the LLRs is nλint = 6, nλext = 8 and nSM = nα = nβ = 10
[32]. The ∗max{xi} function has been implemented as a max
followed by a 3 bit correction term stored in a 22 position LUT.
The decoder parallelism degree is P = 16 and the window
size, that is different for inner (I) and outer (O) SISOs, is
WI = 48 and WO = 32. Experimental results show that the
required bitwidth for αˆj,k, χj,k and ζj,k is the same obtained
for the WiMax turbo decoder.
1) Performance: In Fig. 12 we show the performance
obtained for the MHOMS SCCC turbo decoder configured
as detailed in section V-B after ten iterations using 4PSK
modulation and AWGN channel.
As it can be observed, the obtained BER performance is
very close to what shown for the WiMax turbo decoder,
namely the BER performance of the proposed WM solution is
in between UM and QM; the OM technique performs nearly
as the WM one.
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COMPARISON OF UM, QM, WM AND 7 BITS OM SOLUTIONSW = 48 (MHOMS SCCC TURBO DECODER ns = 4): AREA (A), CRITICAL PATH (CP)
AND POWER CONSUMPTION (PC)
Arch. Data word Mem. SP Mem. DP LO CP Mem. SP + LO Mem. DP + LO
width [bit]/[µm2] [bit]/[µm2] [EG]/[µm2] ns A [µm2] PC [mW] A [µm2] PC [mW]
UM αˆk 9ns 3456/64400 1720/49753 -/- 1.4 64400 (100%) 24.12 49753 (100%) 13.77
QM χk 4ns 1536/32839 768/28135 411/2461 1.9 35300 (54.8%) 14.99 31225 (61.5%) 8.09
WM ζk 5ns 1920/39151 960/32459 1507/9043 2.4 48194 (74.8%) 17.85 41502 (83.4%) 9.80
OM αˆsk 7ns 2688/51775 1344/41106 356/2132 1.5 53907 (83.7 %) 19.44 43238 (86.9 %) 11.39
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Figure 12. MHOMS SCCC turbo decoder performance comparison
2) Complexity: Similarly to the WiMax case, we perform
the forward metric normalization at the input of the α-MEM
buffer, instead of into the λ-O processor as in [32]. From the
implementation point of view, in the following, we consider
the worst case window size: W = max{WI ,WO} = 48. In
table III we compare the complexity in terms of area (A),
giving both the equivalent gates (EG) and the µm2, the critical
path (CP) and the power consumption (PC) of the UM, QM,
WM and OM architectures. These results are obtained as post
synthesis values with Synopsys Design Compiler on a 130
nm standard cell technology for a 200 MHz clock frequency.
As it can be inferred from Table III and Fig. 12 the QM
solution leads to a complexity reduction of about 50%, with a
moderate performance degradation and a significant reduction
of the power consumption. The OM solution with 7 bits and
the proposed WM architecture have nearly the same BER
performance as the UM implementation; besides they achieve
a complexity reduction between about 15% and 25%. As for
the WiMax case, the WM solution presents a longer critical
path than the OM one. On the contrary, the WM technique
has better power consumption figures than the OM one.
Considering the complexity and power consumption of the
λ-O processor we obtain an area of 43119 µm2 and a power
consumption of 4.7 mW for UM, QM and WM architectures
and an area of 42849 µm2 and a power consumption of 4.6
mW for OM.
VI. CONCLUSIONS
In this work two techniques to compress state metrics to
reduce the memory in turbo decoder architectures have been
presented. The first technique, based on non-uniform quanti-
zation, reduces the SM memory of about 50%, compared with
architectures where state metric compression is not performed,
at the expense of slightly increasing the error correcting
performance floor. Thus, it can be employed with codes that
exhibit verly low error floor, as the MHOMS SCCC, to obtain
a significant complexity reduction. The second technique,
based on the Walsh-Hadamard transform and non-uniform
quantization, shows excellent error correcting performance.
Moreover, its complexity overhead is moderate and compared
with a decoder where SM are not compressed allows for a
SM memory reduction of more that 20% in the best case.
As a consequence, this solution is well suited to reduce the
decoder area when the code error floor should be preserved, as
for the WiMax turbo code. Finally, both solutions show lower
power consumption than architectures previously proposed to
compress state metrics.
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